Substitute Form PTO-1449 (Modified) U.S. Department of Commerce Patent and Trademark Office Information Disclosure Statement by Applicant (Use several sheets if necessary) (37 CFR \$1.98(b))				
		Applicant Arvind Mithal et al.		
		Filing Date August 19, 1999	Group Art Unit 266	

U.S. Patent Documents							
Examiner Initial	Desig. ID	Patent Number	Issue Date	Patentee	Class	Subclass	Filing Date If Appropriate
	AA						

Foreign Patent Documents or Published Foreign Patent Applications							
Examiner Initial	Desig. ID	Document Number	Publication Date	Country or Patent Office	Class	Subclass	Translation Yes No
иN	AB	*EP 0329233	10/02/89	European Patent Office			
BN	AC	*EP 0 82902120 A2	09/12/97	European Patent Office			
	AD						

Other Documents (include Author, Title, Date, and Place of Publication)				
Examiner Initial	Desig. ID	Document		
BN	AE	Arvind et al., "Using Term Rewriting Systems to Design and Verify Processors", IEEE Micro Special Issue, May/June 1999		
AN.	AF	Babb et al., "Parallelizing Applications into Silicon", MIT Laboratory of Computer Science, April 1999		
MN	AG	Cook et al., "Formal verification of explicitly parallel microprocessors", March 5, 1999		
MN	AH	Gupta et al., "Hardware-software Co-synthesis for Digital Systems", Computer Science Laboratory, Stanford University, 1993		
MN	Al	Liao et al., "An Efficient Implementation of Reactivity for Modeling Hardware int ehScenic Design Environment", University of California at Irvine, 1997		
141)	AJ	Matthews et al., "Microprocessor Specification in Hawk", 1998		
MN	AK	Poyneer et al., "A TRS Model for a Modern Microprocessor", MIT Computation Structures Group Memo 408, June 25, 1998		
Mr.	AL	Shen et al., "Design and Verification of Speculative Processors", MIT Computations Structures Group Memo 400 (B), 1998		
MN	AM	Shen et al., "Modeling and Verification of ISA Implementations", MIT Computations Structures Group Memo 400 (A), 1998		
MN	AN	Shen et al., "Using Term Rewriting Systems to Design and Verify Processors" Massachusetts Institute of Technology (June 1999)		
MN	AO	Subrahmanyam et al., "Ayutomated Synthesis of Mixed-Mode (Asynchronous and Synchronous) Systems AT&T Technical Journal (January 1991)		
KN	` AP	Windley, P., "Verifying Pipelined Microprocessors", Brigham Young University, 1995		
40	AQ	Windley, P., "Specifying Instruction-Set Architectures in HOL: A Primer", Brigham Young University, 1994		

Examiner Signature 1// / //	Date Considered ,
	1 1 1
1//////////////////////////////////////	11/15/04
7.00101700	.,,,,,,
EXAMINER: Initials citation considered. Draw line through citation if no	ot in conformance and not considered, Include copy of this form with
next communication to applicant.	
	Substitute Disclosure Form (PTO-1449)
	022211210 210000010 (0111 (1 10-1445)